CASY-MSCCN Jobs

USC or GC only

Skill level: ( L3 (7-15 yrs.) or L4 (15+ yrs.))

Onsite in PHX, AZ

We Are:

The Silicon Design group is a diverse team of world class silicon engineers. We have 100+ years of cumulative hands-on experience in architecture, logic design, verification, physical design, emulation and firmware. We use the latest silicon technologies and processes to help our clients create well-designed solutions to highly complex challenges. We are designing and developing next-generation, high performance SoCs, supporting our clients in their drive to deliver their product vision to their users. We are involved in all aspects of chip design from definition and architecture through to verification and signoff. Accenture engineers are true “Silicon to SW” Partners, allowing a new breed of companies in the semiconductor ecosystem to innovate in an unparalleled time to market.

You Are:

An experienced DFT Engineer

The Work:

• Work with the Silicon teams to document the DFT specifications and define the requirements

• Develop and implement DFT architecture and infrastructure

• Develop and drive execution of enhanced DFX (DFT/Design-For-Debug) methodologies, with increased focus on debug support

• Work with the DV team to verify DFT implementations

• Generate structural test vectors, analyze and improve coverage/test time/test cost

• Work with designers on STA, physical, power and logical issues impacting DFT

• Work with test engineers to bring up test vectors on silicon

• Work with lab bring-up teams to bring up test vectors in the lab environment

• Manage schedules and support internal and external cross-functional/cross-organizational engineering efforts

Here’s what you need:

• A minimum of three years of experience with Hardware Design-For-Test (DFT) engineering including

• A minimum of three years of experience in uP and/or GPU and/or Video Processing

• Bachelor’s Degree or equivalent (12 years) work experience (If an, Associate’s Degree with 6 years of work experience)

Bonus points if:

• Developing DFT specifications

• Industry standard DFT and design tools

• Debugging ATPG/MBIST patterns

• STA constraints and their interaction with DFT

• Experience with Root Cause Analysis

• IP / Top Scan insertion (all EDA solutions)

• IP / Top Mbist insertion (all EDA solutions)

• Scripting languages TCL/Perl/Python

• Experience with Synopsys DFT tools (Tetramax, DFT compiler, BSD compiler, Formality, Spyglass)

• Experience with JTAG and IEEE standards 1149.1 and 1149.6.

ManpowerGroup is committed to providing equal employment opportunities in a professional, high quality work environment. It is the policy of ManpowerGroup and all of its subsidiaries to recruit, train, promote, transfer, pay and take all employment actions without regard to an employee's race, color, national origin, ancestry, sex, sexual orientation, gender identity, genetic information, religion, age, disability, protected veteran status, or any other basis protected by applicable law.